

```
APPENDIX A: Address Bus Arbitration Algorithm
       function [0:4] CalcBG:
              input [0:4] BR;
              input [0:4] OldEG;
              input
                           ParkMode;
              input [0:2] ParkVal;
             if (&BR) begin
                    if (!ParkMode) CalcBG = OldBG;
                    else case (ParkVal)
                                                       // synopsys full_case parallel_case
                           2'b000: CalcBG =
                                              5'b01111;
                                                             // VIDEO
                           2'b001: CalcBG # 5'b10111;
2'b010: CalcBG # 5'b11011;
                                                             // EXPANSION!
                                                             // EXPANSION 2
                           2'b011: Calc3G/= 5'b11101;
                                                             // CPU0
                           2'b100: CalcEG/= 5'b11110;
                                                              // CPU1
                    endcase
             end else casex (BR)
                                                       // symopays full_case parallel_case
                5'b0xxx: Calc3G = 5'b01111;
5'b10xxx: Calc3G = 5'b10111;
5'b110xx: Calc3G = 5'b11011;
5'b1110x: Calc3G = 5'b11101;
5'b11110: Calc3G = 5'b1110;
                                                             // NIDED
                                                                 EXPANSION !
                                                             1/ EXPANSION 2
                                                             // CPTO
                                                             // CPUl
             endcase
     endfunction
APPENDIX B: Data Bus Arbitration Algorithm
     (a pseudo-code summary is more appropriate here)
            ·if at least one master queue is non-empty
                   •select the highest priority non-empty master queue,
                    based upon the following priority encoding:
                          0 :
                                Video
                                                     (Highest)
                         1:
                                Expansion !
                         1:
                                EXPANSION 2
                         2:
                                CTUO
                         3:
                                CPU 1
                                                     (Lowest)
                  ·upon examining the selected master queue to see which
                   slave is selected in the front entry, look at the front
                   entry of the associated slave queue to see if it
                  points back to the selected master. If it does,
                   a master/slave match occurs.
                  ·if a master/slave match has occurred, grant the data bus
                  to the selected master (via DEG) and slave (via SSD).
                  Otherwise, remain idle.
           •otherwise remain/idle
```

Appendix C: Retry generation

The first term, L2Retry, will kill a transaction that the cache cares about if that master already has an outstanding transaction to an expansion bridge. CPU writes to memory are an exception to this rule, since we'll use DBWQ.

The second term, TransFullRetry, kills an access when we already have the maximum number of outstanding transactions (3).

The third term, ExRdRetry, is an/OR of a vector showing an AAck of a master that has an outstanding expansion bridge read. This transaction must be to a non-bridge slave, and only writes to memory are excepted.

The fourth term, ExCrossRdRetry, will kill an expansion bridge's master read of the other expansion bridge if the expansion bridge master already has a slave read outstanding to it. Or if the expansion bridge slave already has an outstanding read.

The fifth term, ExWrRetry, will kill a CPU write to an expansion bridge that has an outstanding slave read. This is so that any snoop push writes won't get backed up behind the write the the expansion bridge (which, in turn, could be blocked by a read on PCI, etc...)

The last term incorporates all of the retry components into DoARtry_. ARtry is DoARtry delayed by one register delay.

The following Table maps the deadlock rules identified in the DETAILED DESCRIPTION to the deadlock cases below:

Deadlock Rule (Description) Verilog Deadlock case

Al ExRdRetry

A2 L2Retry

A3 ExWrRetry

B4 ExRdRetry

```
Deadlock Rule (Description)
                              Verilog Deafllock case
             B7
                             ExCrossRdRetry (1,4)
             B8
                             ExCrossRfiRetry (2,3)
Code
assign #'AD L2Retry
                           = (!sackIn_[0] || !sackIn_[1]) && L2Cares &&
                             ! (CpuMemWr && !DisableDBWO &&! SnoopQFull) &&
                             (~MasNum & ValidToEx);
assign #'AD TransFullRetry = TransFull && DatSack && !DataDone;
assign #'AD ExRdRetry
                           = (!aack/In_ || !aackOut_) &&
                             ! (CpuMemWr && !DisableDBWO && !SnoopQFull) &&
                                (\frackIn_[4] && | (\tag{MasNum & ValidEx1Rd}))
                               || (qSackIn_[5] && | (~MasNum & ValidEx2Rd)) );
assign #'AD ExCrossRdRetry
                             (Ex1HasSlvRd && !MasNum[1] && !qSackIn_[5]) // B1 -> B2 (1)
                             (Ek1HasSlvRd && !MasNum[2] && !qSackIn_[4]) // B2 -> B1 (2)
                             (Ex2Has5lvRd && !MasNum[1] && !qSackIn_[5]) // B1 -> B2 (3)
                            (Ex2Has$lvRd && !MasNum[2] && !qSackIn_[4]) // B2 -> B1 (4)
                       );
assign #'AD ExWrRetry = !oldT1|1/2 & (!MasNum[3] || !MasNum[4]) &&
                             (Ex1HasSlvRd && !gSackIn_[4])
                              Ex2HasSlvRd && !qSackIn_[5])
                       );
assign #'AD DoArtry_
                                (oldTT3 &&
                                             L2Retry
                                           II TransFullRetry
                                           || ExRdRetry
                                           || ExCrossRdRetry
                                           || ExWrRetry
                                );
```

```
APPENDIX D
   arbmux
                   Tue Jan 7 13:48:47 1997
                                                         1
   output
            [0:4]
                     SlvMatch0, SlvMatch1, SlvMatch2;
   output
            [0:4]
                     SlvRdReady0, SlvRdReady1, SlvRdReady2;
   input
            [0:4]
                     DoutsQ0_0, DoutsQ0_1, DoutsQ0_2
                     DoutSQ1_0, DoutSQ1_1, DoutSQ1_
                     DoutSQ2_0, DoutSQ2_1, DoutSQ2_2.
                     DoutSQ3_0, DoutSQ3_1, DoutSQ3_2,
                     DoutsQ4_0, DoutsQ4_1, DoutsQ4/2,
                     DOutSQ5_0, DoutSQ5_1, DoutSQ$_2,
                     DoutsQ6_0, DoutsQ6_1, DoutsQ6_2;
  input
            [0:2]
                     SQValid0, SQValid1, SQValid2, SQValid3,
                     SQValid4, SQValid5, SQValid6;
  input
            [0:6]
                     rdda0In_, rdda1In_, rdda2In
                     DOUTMQ0, DOUTMQ1, DOUTMQ2, DOUTMQ3, DOUTMQ4;
  input
            [0:6]
  input
            [0:6]
                     AddrHit01, AddrHit02, AddrHit12;
                     SlvMatch0, SlvMatch1, SlvMatch2;
  reg
            [0:4]
  reg
            [0:4]
                     SlvRdReady0, SlvRdReady1, SlvRdReady2;
  wire [0:6] FromNode0_0_ = {
                                       DoutsQ0_0[0], DoutsQ1_0[0], DoutsQ2_0[0], DoutsQ3_0[0],
                                       DoutSQ4_0[0], DoutSQ5_0[0], DoutSQ6_0[0]);
DoutSQ0_0[1], DoutSQ1_0[1], DoutSQ2_0[1], DoutSQ3_0[1],
  wire [0:6] FromNodel_0_ = {
                                       DoutsQ4 10[1], DoutsQ5_0[1], DoutsQ6_0[1]);
                                       DOUESQ0[0[2], DOUESQ1_0[2], DOUESQ2_0[2], DOUESQ3_0[2],
 wire [0:6] FromNode2_0_ = {
                                       DOUTSQ4 0[2], DOUTSQ5_0[2], DOUTSQ6_0[2]);
                                       DoutsQ0_0[3],DoutsQ1_0[3],DoutsQ2_0[3],DoutsQ3_0[3],
 wire [0:6] FromNode3_0_ = {
                                       DoutsQ4_0[3], DoutsQ5_0[3], DoutsQ6_0[3]);
                                       DOUTSQ0_0[4], DOUTSQ1_0[4], DOUTSQ2_0[4], DOUTSQ3_0[4],
 wire [0:6] FromNode4_0_ = {
                                       DoutsQ4_0[4], DoutsQ5_0[4], DoutsQ6_0[4]};
 wire [0:6] FromNode0_1_ = {
                                       Douts00_0[0], Douts01_0[0], Douts02_0[0], Douts03_0[0],
                                       DoyesQ4_0[0], DoutSQ5_0[0], DoutSQ6_0[0]);
 wire [0:6] FromNodel_1_ = {
                                       DoutsQ1_0[1].DoutsQ1_0[1].DoutsQ2_0[1].DoutsQ3_0[1],
                                       pours24 0[1]. Dours25_0[1], Dours26_0[1]);
 wire [0:6] FromNode2_1_ = {
                                       Douts00 0 [2], Douts01_0 [2], Douts02_0 [2], Douts03_0 [2],
                                      DoutsQ4 [0 [2], DoutsQ5_0[2], DoutsQ6_0[2]);
DoutsQ0 [0 [3], DoutsQ1_0[3], DoutsQ2_0[3], DoutsQ3_0[3],
DoutsQ4 [0 [3], DoutsQ5_0[3], DoutsQ6_0[3]);
DoutsQ0 [0 [4], DoutsQ1_0[4], DoutsQ2_0[4], DoutsQ3_0[4],
 wire [0:6] FromNode3_1_ = {
wire [0:6] FromNode4_1_ = {
                                       DoutsQ4[0[4], DoutsQ5_0[4], DoutsQ6_0[4]);
 wire [0:6] FromNode0_2_ = {
                                      DoursQ4_0[0], DoursQ1_0[0], DoursQ2_0[0], DoursQ3_0[0],
                                      DoutsQ4_0[0], DoutsQ5_0[0], DoutsQ6_0[0]);
 wire [0:5] FromNode1_2_ = {
                                      Douts@0_0[1].DoutsQ1_0[1].DoutsQ2_0[1].DoutsQ3_0[1].
                                      DoutsQ4_0[1], DoutsQ5_0[1], DoutsQ6_0[1]);
 wire [0:5] FromNode2_2_ = {
                                      /podp$Q0_0[2], DoutsQ1_0[2], DoutsQ2_0[2], DoutsQ3_0[2],
                                      DOUTSQ4_0[2], DOUTSQ5_0[2], DOUTSQ6_0[2]);
 wire [0:6] FromNode3_2_ = {
                                      DoutsQ0_0[3], DoutsQ1_0[3], DoutsQ2_0[3], DoutsQ3_0[3],
                                      DoutsQ4_0[3], DoutsQ5_0[3], DoutsQ6_0[3]);
wire [0:6] FromNode4_2_ = {
                                      Douts04_0[4], Douts01_0[4], Douts02_0[4], Douts03_0[4], Douts04_0[4], Douts05_0[4], Douts05_0[4];
 wire
          [0:6]
                   SlvValid0 = {
                                      Sqvalid0[0], Sqvalid1[0], Sqvalid2[0], Sqvalid3[0],
                                      Sqvalid4[0], Sqvalid5[0], Sqvalid6[0]};
wize
                   SlvValid1' = {
          [0:6]
                                      sqvalid0[1], sqvalid1[1], sqvalid2[1], sqvalid3[1],
                                      SQValid4[1], SQValid5[1], SQValid6[1]);
wire
          [0:6]
                   SlvValid2 = {
                                      Sovalid0[2], Sovalid1[2], Sovalid2[2], Sovalid3[2],
                                      SQValid4[2],SQValid5[2],SQValid6[2]);
                   ValidFrom0_0_, ValidFrom1_0_, ValidFrom2_0_, ValidFrom3_0_, ValidFrom4_0_;
ValidFrom0_1_, ValidFrom1_1_, ValidFrom2_1_, ValidFrom3_1_, ValidFrom4_1_;
wire
          [0:6]
Wire
          [0:6]
```

```
Tue Jan 7 13:48:47 1997
                                                       2
 erboux
                   ValidFrom0_2_, ValidFrom1_2_, ValidFrom2_2_, ValidFrom3_2_, ValidFrom4_2_;
          [0:6]
wire
                                                        slvval/id0;
                    ValidFrom0_0_ = FromNode0_0_ |
assign #1
assign #1
                    ValidFrom1_0_ = FromNode1_0_
                                                        Slvvalido;
assign #1
                    ValidFrom2_0_ = FromNode2_0_
                                                        SlvValid0;
                    ValidFrom3_0_ = FromNode3_0_
                                                        slvvalido;
assign #1
                    ValidFrom4_0_ = FromNode4_0_ | SlvValid0;
assign #1
                    ValidFrom0_1_ = FromNode0_1_
                                                        SlyValid1;
assign #1
                    ValidFrom1_1_ = FromNode1_1_
                                                        Slyvalid1;
assign #1
                                                        slwvalid1;
assign #1
                   ValidFrom2_1_ = FromNode2_1_
assign #1
                    ValidFrom3_1_ = FromNode3_1_
                                                        Sivvalid1;
assign #1
                   ValidFrom4_1_ = FromNode4_1_
                                                        SAvValid1:
assign #1
                   ValidFrom0_2_ = FromNode0_2_
                                                        $1vValid2:
assign #1
                   ValidFrom1_2_ = FromNode1_2_
                                                        SlvValid2;
assign #1
                   ValidFrom2_2_ = FromNode2_2_
                                                       /SlvValid2;
assign #1
                   ValidFrom3_2_ = FromNode3_2_
                                                        SlvValid2;
assign #1
                   ValidFrom4_2_ = FromNode4_2_
                                                        SlvValid2;
always @(DoutMQ0 or ValidFrom0_0_ or ValidFrom0_1_ or ValidFrom0_2_ or rdda0In_ or rdda1In_ or rdda2In_ or AddrHit01 or AddrHit02 or AddrHit12 ) begin
                                     // synopsys/ full_case parallel_case
          casex (DOutMO0[0:6])
            7'b0xxxxxx: begin
                   S1vMatch0[0] <= #1 -validFrom0_0_[0];

S1vMatch1[0] <= #1 -validFrom0_1_[0] && !AddrHit01[0];

S1vMatch2[0] <= #1 -validFrom0_2_[0] && !AddrHit02[0] && !AddrHit12[0];

S1vRdReady0[0] <= #1 -rdda0Th_[0];

S1vRdReady1[0] <= #1 -rdda1Th_[0];

S1vRdReady2[0] <= #1 -rdda2Th_[0];
            end
            7'bl0xxxxx: begin
                                     <= #1 -Va/
                                                 /dFrom0_0_[1];
                  SlvMatch0[0]
                                     <= #1 -ValidFrom0_1_[1] && !AddrHit01[1];
                   SlvMatch1[0]
                                     <= #1 -ValidFrom0_2_[1] && !AddrHit02[1] && !AddrHit12[1];
                   SlvMatch2[0]
                   SlvRdReady0[0] <= #1 ~rdda0In_[1];
                   SlvRdReady1[0] <= #1 -rfidalIn_[1];</pre>
                   SlvRdReady2[0] <= #1 -rdda2In_[1];
            end
            7'bl10xxx: begin
                   SlvMatch0[0]
                                     <= #1 -ValidFrom0_0_[2];
                                     <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];
                   SlvMatch1[0]
                   SlvMatch2[0] <= #1 -ValidFrom0_2[2] && !AddrHit02[2] && !AddrHit12[2];

SlvRdReady0[0] <= #1 -rdda0In_[2];

SlvRdReady1[0] <= #1 -rdda1In_[2];

SlvRdReady2[0] <= #1 -rdda2In_[2];
            end
                                         1 2 A
            7'blll0xxx: begin
                                     <= #1 | validFrom0_0_[3];
                   SlvMatch0[0]
                                    <= #1 | validFrom0-1 [3] && !AddrHit01[3];
                   SlvMatch1[0]
                   SlvMatch2[0]
                                     <= #1 |-ValidFrom0_2_[3] && !AddrHit02[3] && !AddrHit12[3];</pre>
                   SlvRdReady0[0] <= #1 |-rdda0In_[3];</pre>
                   SlvRdReady1'[0] <= #1 |-rdda1In_[3];</pre>
                   SlvRdReady2[0] <= #1 -rdda2In_[3];
            end
            7'b11110xx: begin
                                     <= #1 -ValidFrom0_0_[4];
                   SlvMatch0[0]
```

```
Tue Jan 7 13:48:47 1997
 arbaux
                 SlvRdReady1[0] <= #1 -rddalIn_[4];
                 SlvRdReady2[0] <= #1 -rdda2In_[4];
           end
           7'b111110x: begin
                 SlvMatch0[0]
                                <= #1 -ValidFrom0_0_[5];
                 SlvMatch1[0]
                                <= #1 -ValidFrom0_1_[5] && !AddrHit01[5];
                 SlvMatch2[0]
                                <= #1 -V#lidFrom0_2_[5] && !AddrHit02[5] && !AddrHit12[5];
                 SlvRdReady0[0] <= #1 ~rfda0In_[5];</pre>
                 SlvRdReady1[0] <= #1 -mdda1In_[5];
                 SlvRdReady2[0] <= #1 -#dda2In_[5];
          end
          7'b1111110: begin
                 SlvMatch0[0]
                                <= #1 -|ValidFrom0_0_[6];
                 SlvMatch1[0]
                                <= #1 \( \forall \) ValidFrom 0_1_[6] && |AddrHit01[6];
                 SlvMatch2[0]
                                SlvRdReady0[0] <= #1 /rdda0In_[6];</pre>
                 SlvRdReady1[0] <= #1 /-rdda1In_[6];
                SlvRdReady2[0] <= #1/~rdda2In_[6];
          end
          7'b1111111: begin
                SlvMatch0[0]
                                <= #1 1'b0:
                SlvMatch1[0]
                                <= #1 1'b0:
                SlvMatch2[0]
                                <= #1 1'b0;
                SlvRdReady0[0] <= #1 1'b0:
                SlvRdReady1[0] <= #1 1'b0:
                S1vRdReady2[0] <= #1 1'b0:
          end
        endcase
end
always @(DOutMQ1 or ValidFrom0_0_ br ValidFrom0_1_ or ValidFrom0_2_ or
         rdda0In_ or rdda1In_ or rdda2In_) begin .
        casex (DoutMQ1[0:6])
                                // synopsys full_case parallel_case
          7'b0xxxxxx: begin
                SlvMatch0[1]
                               <= |#1 -ValidFrom0_0_[0];
                SlvMatch1[1]
                               <= |#1 -ValidFrom0_1_[0] && !AddrHit01[0];
                SlvMatch2[1]
                               <= |#1 -ValidFrom0_2_[0] && !AddrHit02[0] && !AddrHit12[0];
                SlvRdReady0[1] <= | #1 -rdda0In_[0];
                SlvRdReady1[1] <= |#1 -rdda1In_[0];
                SlvRdReady2[1] <= | #1 ~rdda2In_[0];
         end
         7'bl0xxxx: begin
                                  #1 -ValidFrom0_0'[1];
                SlvMatch0[1]
                               <=
                                  # -ValidFrom0_1_[1] && !Add=Hit01[1];
                SlvMatch1[1]
                               <=
                               <= | #1 -ValidFrom0_2_[1] && |AddrHit02[1] && !AddrHit12[1];
                SlvMatch2[1]
                               <= | #1 \-rdda0In_{1];
                SlvRdReady0[1]
                SlvRdReady1[1]
                               <=| #L
                                     \rddallx([1];
                SlvRdReady2[1]
                                     -rdda2In_[1];
                               <=|
         end
                                   1 45 ·
         7'b110xxxx: begin
                                    validFrom0_0_[2];
               SlvMatch0[1]
               SlvMatch1[1]
                               <= | #I - validRccm0_1_[2] && !AddrHit01[2];
               SlvMatch2[1]
                               <= #1 -ValidFrcm0_2_[2] && |AddrHit02[2] && |AddrHit12[2];
               SlvRdReady0[1] <= | #1 -rdda0In_[2];
               SlvRdReady1[1] <= #1 -rdda1In_[2];</pre>
               SlvRdReady2[1] <= #1 -rdda2In_[2];
         end
         7'blil0xxx: begin
               SlvMatch0[1]
                               <= #1 -ValidFrom0_0_[3];
               SlvMatch1[1]
                               <= #1 -ValidFrom0_1_[3] && !AddrHit01[3];
                               <= | #1 -ValidFrom0_2_[3] && |AddrHit02[3] && |AddrHit12[3];
               SlvMatch2[1]
               SlvRdReady0[1] <= \#1 ~rdda0In_[3];</pre>
```

```
Tue Jan 7 13:48:47 1997
                    SlvRdReadyl[1] <= #1 -rddalIn_[3];</pre>
                    SlvRdReady2[1] <= #1 -rdda2In_[3];</pre>
             end
             7'bllllloxx: begin
                                     <= #1 -ValidFrom0_0_[4];
                    SlvMatch0[1]
                                    <= #1 -ValidFrom0_1_/[4] && |AddrHit01[4];
                    SlvMatch1[1]
                                     <= #1 -ValidFrom0_2/[4] && !AddrHit02[4] && !AddrHit12[4];
                    SlvMatch2[1]
                    SlvRdReady0[1] <= #1 -rdda0In_[4];</pre>
                    SlvRdReady1[1] <= #1 ~rddalIn_[4];
                    SlvRdReady2[1] <= #1 -rdda2In_[4];
             end
             7'bllllll0x: begin
                                    <= #1 ~ValidFrom0 0_[5];
<= #1 ~ValidFrom0 1_[5] && !AddrHit01[5];
<= #1 ~ValidFrom0 2_[5] && !AddrHit02[5] && !AddrHit12[5];</pre>
                    SlvMatch0[1]
                    SlvMatch1[1]
                    SlvMatch2[1]
                    SlvRdReady0[1] <= #1 -rdda0In [5]:
                    SlvRdReady1[1] <= #1 ~rdda1In_($];
                    SlvRdReady2[1] <= #1 ~rdda2In_[5];
             end
            7'b1111110: begin
                   SlvMatch0[1]
                                     <= #1 -ValidFrqm0_0_[6];
                   SlvMatch1[1]
                                   <= #1 -ValidFr\pm0_1_[6] && !AddrHit01[6];
                                   <= #1 -ValidFr/m0_2_[6] && !AddrHit02[6] && !AddrHit12[6];
                   SlvMatch2[1]
                   SlvRdReady0[1] <= #1 -rdda0Ir_[6];
                   SlvRdReady1[1] <= #1 -rdda1I  [6];
                   SlvRdReady2[1] <= #1 -rdda2Ih_[6];
            end
            7'bl111111: begin
                   SlvMatch0[1]
                                    <= #1 1'b0;
                                    <= #1 1'b0;
                   SlvMatch1[1]
                                    <= #1 1/bq;
                   SlvMatch2[1]
                   SlvRdReady0[1] <= #1 1'b0}
                   SlvRdReady1[1] <= #1/1/b0;
                   SlvRdReady2[1] <= #1/1'b0|
            end
          endcase
end
always G(DOULMQ2 or ValidFrom0_0_ or ValidFrom0_1_ or ValidFrom0_2_ or rdda0In_ or rdda1In_ or rdda2In_/ begin
         casex (DoutMQ2[0:6])
                                    // synopsys full_case parallel_case
            7'b0xxxxx: begin
                   SlvMatch0[2]
                                   <= #1 -ValidFrom0_0_[0];
                                    <= #1 -ValidFrom0_1_[0] && !AddrHit01[0];
                   SlvMatch1[2]
                                    <= #1 - ValidFrom0_2_[0] && !AddrHit02[0] && !AddrHit12[0];
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 - | dda0In_[0];
                  SlvRdReady1[2] <= #1 -rddalIn_[0];
SlvRdReady2[2] <= #1 -rdda2In_[0];</pre>
                                        A RE-
           7'bl0xxxx: begin
                                  <= #1 WalidFrom0_0_[1];
                  SlvMatch0[2]
                                  <= #1-fvalidProm0_1 [1] && |AddrHit01[1];
<= #1 -ValidProm0_2 [1] && !AddrHit02[1] && !AddrHit12[1];</pre>
                  SlvMatch1[2]
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 -rdda0In_[1];
                  SlvRdReady1[2] <= #1 -rddalIn [1];
SlvRdReady2[2] <= #1 -rdda2In [1];
           end
           7'b110xxx: begin
                  SlvMatch0[2]
                                    <= #1 |-ValidFrom0_0_[2];
                                   <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];
<= #1 -ValidFrom0_2_[2] && !AddrHit02[2] && !AddrHit12[2];</pre>
                  SlvMatch1[2]
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 | rdda0In_[2];
```

arbaux

```
SlvRdReady1[2] <= #1 -rdda1In_[2];
                   SlvRdReady2[2] <= #1 -rdda2In_[2];
            end
            7'b1110xxx: begin
                   SlvMatch0[2]
                                   <= #1 -ValidFrom0_0_[3];
                                   <= #1 -ValidFrom0_1_[3]; && !AddrHit01[3];
                   SlvMatch1[2]
                   SlvMatch2[2]
                                   <= #1 -ValidFrom0_2_[3] && !AddrHit02[3] && !AddrHit12[3];
                   SlvRdReady0[2] <= #1 -rdda0In_[3];</pre>
                   SlvRdReady1[2] <= #1 -rddalIn_[3];</pre>
                   SlvRdReady2[2] <= #1 -rdda2In_[3];</pre>
            end
            7'b11110xx: begin
                                  <= #1 -ValidFrom0_0_[4];
<= #1 -ValidFrom0_1_[4] && !AddrHit01[4];
<= #1 -ValidFrom0_2_[4] && !AddrHit02[4] && !AddrHit12[4];
                  SlvMatch0[2]
                  SlvMatch1[2]
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 -rdda0In_[4];
                  SlvRdReady1[2] <= #1 -rdda1In_[4];
                  SlvRdReady2[2] <= #1 -rdda2In_[/4];
            7'b111110x: begin
                                  <= #1 -ValidFr\u0000000[5];
                  SlvMatch0[2]
                                  <= #1 -ValidFrpm0_1_[5] && !AddrHit01[5];
                  SlvMatch1[2]
                  SlvMatch2[2]
                                   <= #1 -ValidF\(\psi\)om0_2_[5] && !Add\(\psi\)+it02[5] && !Add\(\psi\)+it12[5];
                  SlvRdReady0[2] <= #1 ~rdda0Ih_[5];
                  SlvRdReady1[2] <= #1 ~rdda11/n_[5];
                  SlvRdReady2[2] <= #1 -rdda2fn_[5];
           end
           7'b1111110: begin
                                  <= #1 -ValikFrom0_0_[6];
                  SlvMatch0[2]
                                  <= #1 -ValidFrom0_1_[6] && !AddrHit01[6];
                  SlvMatch1[2]
                                  <= #1 -ValAdFrom0_2_[6] && !AddrHit02[6] && !AddrHit12[6];
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 -rdda0In_[6];
                  SlvRdReady1[2] <= #1 -rddalIn_[6];</pre>
                  SlvRdReady2[2] <= #1 -rdfa2In_[6];
           end
           7'b1111111: begin
                                  <=/#1 1/b0;
                  SlvMatch0[2]
                                     #1 1/po;
                  SlvMatch1[2]
                                  <=
                  SlvMatch2[2]
                                  <# #1 1/b0;
                  SlvRdReady0[2] <= #1 1/b0;
SlvRdReady1[2] <= #1 1/b0;
                                  ₹ #1 1/10
                  SlvRdReady2[2]
           end
         endcase
end
always @(DOutMQ3 or ValidFrom0_0_ of ValidFrom0_1_ or ValidFrom0_2_ or
         rdda0In or rdda1In or rdda2In ) begin
        casex (DOutMQ3[0:6])
                                  // sympasys full_case parallel_case
           7'b0xxxxx: begin
                                     #1, ValidFrom0_0_[0];
                 SlvMatch0[3]
                                  <=
                 SlvMatch1[3]
                                  <=
                                     #1 -Valid nom0 1 [0] && |Addrhit01[0];
                                  <= #1 ~ValidFrom0_2_[0] && |AddrHit02[0] && !AddrHit12[0];
                 SlvMatch2[3]
                 SlvRdReady0[3] <= /#1 ~rdda0In_[0];
                 SlvRdReadyl[3] <= #1 -rddalIn_[0];
                 SlvRdReady2[3] <= | #1 -rdda2In_[0];
           7'bl0xxxx: begin
                                  <= #1 -ValidFrom0_0_[1];
                 SlvMatch0[3]
                                 <= #1 -ValidProm0_1_[1] && !Add=Hit01[1];</pre>
                 SlvMatch1[3]
                 SlvMatch2[3]
                                  <= #1 -ValidProm0_2_[1] && !Add=Hit02[1] && !Add=Hit12[1];</pre>
                 SlvRdReady0[3] < # #1 -rdda0In_[1];
```

arbmux

Tue Jan 7 13:48:47 1997

```
arbuus
                  Tue Jan 7 13:48:47 1997
                    SlvRdReady1[3] <= #1 -rdda1In_[1];</pre>
                    SlvRdReady2[3] <= #1 -rdda2In_[1];
             end
             7'bll0xxx: begin
                    SlvMatch0[3]
                                      <= #1 -ValidFrom0_0_[2];
                    SlvMatch1[3]
                                     <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];
                    SlvMatch2[3]
                                      <= #1 -ValidFrom0_2_[#] && !AddrHit02[2] && !AddrHit12[2];
                    SlvRdReady0[3] <= #1 -rdda0In_[2];</pre>
                    SlvRdReady1[3] <= #1 -rddalIn_[2];
                    SlvRdReady2[3] <= #1 -rdda2In_[2];
             end
             7'b1110xxx: begin
                                     <= #1 -ValidFrom0_0_[3];
<= #1 -ValidFrom0_1_[3] && !AddrHit01[3];
<= #1 -ValidFrom0_2_[3] && !AddrHit02[3] && !AddrHit12[3];
                    SlvMatch0[3]
                    SlvMatch1[3]
                    SlvMatch2[3]
                    SlvRdReady0[3] <= #1 -rdda0In_[3];
                    SlvRdReady1[3] <= #1 -rddalIn_[\beta];</pre>
                    SlvRdReady2[3] <= #1 ~rdda2In_[3];</pre>
             and.
            '7'b11110xx: begin
                                     <= #1 -ValidFrpm0_0_[4];
                    SlvMatch0[3]
                                     <= #1 -ValidF_om0_1_[4] && !AddrHit01[4];
<= #1 -ValidF_om0_2_[4] && |AddrHit02[4] && |AddrHit12[4];</pre>
                   SlvMatch1[3]
                   SlvMatch2[3]
                    SlvRdReady0[3] <= #1 -rdda01/n_[4];
                   SlvRdReady1[3] <= #1 -rddalIn [4];
                   SlvRdReady2[3] <= #1 -rdda2fn_[4];
             end
            7'bllllll0x: begin
                                    <= #1 -ValidFrom0_0_[5];
<= #1 -ValidFrom0_1_[5] && !AddrHit01[5];
<= #1 -ValidFrom0_2_[5] && !AddrHit02[5] && !AddrHit12[5];</pre>
                   SlvMatch0[3]
                   SlvMatch1[3]
                   SlvMatch2[3]
                   SlvRdReady0[3] <= #1 -rdda0In_[5];</pre>
                   SlvRdReady1[3] <= #1 -rddalIn_[5];</pre>
                   SlvRdReady2[3] <= #1 -rdfa2In_[5];
            end
            7'b1111110: begin
                                     <= #1 -ValidFrom0_0_[6];
                   SlvMatch0[3]
                                     x= #1 -ValidFrom0_1_[6] && !AddrHit01[6];
                   SlvMatch1[3]
                   SlvMatch2[3]
                                     /<= #1\ -ValidFrom0_2_[6] && !AddrHit02[6] && !AddrHit12[6];</pre>
                   SlvRdReady0[3] <= #1 - fdda0In_[6];
SlvRdReady1[3] <= #1 - fdda1In_[6];
                   SlvRdReady2[3] <= #1 | /rdda2In_[6];
            5ma
            7'b1111111: begin
                   SlvMatch0[3]
                                    <= #1/1\b0;
                   SlvMatch1[3]
                                    <= #1/1'B0;
                   SlvMatch2[3]
                                    <= #1/
                                           1'50:
                   SlvRdReady0[3] <= #1/
                                           1'50;
                   SlvRdReady1[3] <= #1 1'b0;
                   SlvRdReady2[3] <= #1 1'b0;
            end
         endcase
end
always G(DOutMQ4 or ValidFrom0_0_/or ValidFrom0_1_ or ValidFrom0_2_ or
          rdda0In_ or rdda1In_ or fdda2In_) begin
         casex (DoutMQ4[0:6])
                                       synopsys full_case parallel_case
            7'b0xxxxx: begin
                                    <= #1 -ValidFrom0_0_[0];
                  SlvMatch0[4]
                  SlvMatch1[4]
                                    <# #1 -ValidFrom0_1_[0] && !Add=Hit01[0];</pre>
                                     <# #1 -ValidFrom0_2_[0] && !AddrHit02[0] && !AddrHit12[0];</pre>
                  SlvMatch2[4]
                  SlvRdReady0[4] <= #1 -rdda0In_[0];
```

```
arbmux
              Tue Jan 7 13:48:47 1997
                SlvRdReady1[4] <= #1 -rdda1In_[0];
                SlvRdReady2[4] <= #1 -rdda2In_[0];
          end
          7'bl0xxxx: begin
                SlvMatch0[4]
                               <= #1 ~ValidFrom0_0_[1/];
                SlvMatchi[4]
                              <= #1 -ValidFrom0_1_[1] && !AddrHit01[1];
                SlvMatch2[4]
                              <= #1 -ValidFrom0_2_[1] && !AddrHit02[1] && !AddrHit12[1];
                SlvRdReady0[4] <= #1 -rdda0In_[1];
                SlvRdReady1[4] <= #1 -rddalIn_[1];
                SlvRdReady2[4] <= #1 -rdda2In_[1];</pre>
          end
          7'b110xxx: begin
                               <= #1 -ValidFrom0_[0_[2];
                SlvMatch0[4]
                SlvMatch1[4]
                              <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];
                SlvMatch2[4]
                              <= #1 -ValidFromp_2_[2] && !AddrHit02[2] && !AddrHit12[2];
                51vRdReady0[4] <= #1 ~rdda0In_[2];
                SlvRdReady1[4] <= #1 ~rdda1In_[2];</pre>
                SlvRdReady2[4] <= #1 -rdda2In_[2];
         and
         7'b1110xx: begin
                                        11- 500
                               <= #1 -ValidFfom0_0_[3];
                SlvMatch0[4]
                SlvMatch1[4]
                               <= #1 -Valid#rom0_1_[3] && !AddrHit01[3];
                               <= #1 -ValidFrom0_2_[3] && !AddrHit02[3] && !AddrHit12[3];
                SlvMatch2[4]
                SlvRdReady0[4] <= #1 -rdda0/In_[3];
                SlvRdReady1[4] <= #1 -rdda/In_[3];
               SlvRdReady2[4] <= #1 ~rdda2In_[3];
         end
         7'bl1110xx: begin
                               <= #1 -ValidFrom0_0_[4];
               SlvMatch0[4]
               SlvMatch1[4]
                               /<= #1 -ValidFrom0_1_[4] && !AddrHit01[4];</pre>
               SlvMatch2[4]
                              <= #1 \text{\text{VaA}idFrom0_2_[4] && !AddrHit02[4] && !AddrHit12[4];</pre>
               SlvRdReady0[4] <= #1 -qdda0In [4]:
SlvRdReady1[4] <= #1 -qdda1In [4];
               SlvRdReady2[4] <= #1 -#dda2In_[4];
         end
        7'bl111110x: begin
                              SlyMatch0[4]
               SlyMatch1 [4]
               SlvMatch2[4]
               SlvRdReady0 4 | <= #/
               SlvRdReady1[4] <= #1 /-rdda1In_[5];
               SlvRdReady2[4]
                              <=/
                                 #1/~rdda2In_[5]:
        end
        7'b1111110: begin
                              <= #1 -ValidFrom0_0_[6];
<= #1 -ValidFrom0_1_[6] && !AddrHit01[6];
               SlvMatch0[4]
               SlvMatch1[4]
               SlvMatch2[4]
                              <= # -ValidFrom0_2_[6] && !AddrHit02[6] && !AddrHit12[6];
               SlvRdReady0[4] <= #1 ~rdda0In_[6];
               SlvRdReady1[4] <= #1 -rddalIn_[6];</pre>
              SlvRdReady2[4] <= #1 -rdda2In_[6];
        end
                                  1 45 ·
       7'b1111111: begin
                                 #1 1-b0
              SlvMatch0[4]
                              <= /
              SlvMatch1[4]
                              <=/ #1 1-50+
              SlvMatch2[4]
                              <= #1 1'b0;
              SlvRdReady0[4] <= #1 1'b0;
              SlvRdReady1/[4] <= #1 1'b0:
              SlvRdReady2[4] <= #1 1'b0;
        മാർ
      endcase
```

```
APPENDIX E
 arbdatsm
                 Tue Jan 7 13:55:46 1997
                                                   1
                 dbgOut_;
 output [0:4]
 output [0:6]
                 ssd0out_, ssd1out_, ssd2out_;
         [0:4]
                 MasNum_;
 input
 input
         [0:8]
                 DOUTMOO,
                 DoutMQ1.
                 DoutMQ2,
                 DOUTMQ3,
                 DOUTMQ4:
                 MQEmpty;
 input
         [0:4]
 input
         [0:4]
                 SlvMatch0;
 input
         [0:4]
                 SlvMatch1:
 input
         [0:4]
                 SlvMatch2:
 input
         [0:4]
                 SlvRdReady0;
 input
         [0:4]
                 SlvRdReady1;
 input
         [0:4]
                 SlvRdReady2;
 input
         [0:4]
                 PageHit01;
                                  // Slave-based page hits mapped to masters
 input
         [0:4]
                 PageHit02;
input
         [0:4]
                 PageHit12;
input
                 Clk;
input
                 Reset_;
         [0:4]
reg
                 CalcDBG;
                 CalcssD0;
reg
         [0:6]
reg
         [0:6]
                 CalcSSD1;
reg
         [0:6]
                 CalcSSD2;
wire
         [0:4]
                 MasReady0;
wire
         [0:4]
                 MasReady1:
wire
         [0:4]
                MasReady2;
wire
        [0:4]
                MasReady;
eriw
                 DBGPend:
                ReadOp = {
wire
         [0:4]
                                  DOULTED (8),
                                 DoutMON SY
                                 DOUEMOZ[8]
                                 DOUTM@3[8],
                                 DOUTM04[8]
                MasReady0 = SlvMatch0 & -MQEmpty & (-ReadOp | SlvRdReady0);
assign #'AD
assign #'AD
                MasReady1 = SlvMatc#1 & -MQEmpty & (-ReadOp | SlvRdReady1);
                MasReady2 = SlvMatch2 & -MQEmpty & (-ReadOp | SlvRdReady2);
assign #'AD
assign #'AD
                MasReady = MasReady0 | MasReady1 | MasReady2;
                DBGPend = | MasReady,
assign #'AD
wire
        [0:4]
                Chcose0 = MasReady0;
wire
        [0:4]
                Choosel = -MasReady0 & MasReady1
                         - PageHit01 & MasReady1;
wire
        [0:4]
                Choose2 = -MasReady0 & -MasReady1 & MasReady2
                           Page#it02 & -MasReady1 & MasReady2
                            PageHit12 & MasReady2;
```

anamer with the seek and about the first of the

/ *

Tue Jan 7 13:55:46 1997

```
end
```

. . .

end. endcase

. . .

. . .

. . .

arbdatsm

(next dbgOut_[0:4] is CalcDBG[\$\psi:4]) (next ssd0Cut_[0:6] is CalcSSDb[0:6]) (next ssdlCut_[0:6] is Calcssdl[0:6]

(next ssd20ut_[0:6] is CalcSSD2[0:6])

```
artry_gen
                    Tue Jan 7 13:49:35 1997
           Retry generation
           The first term, TransfullRetry, kills an access when we already have
           the maximum number of outstanding transactions (3). This term comes
           from FM_ArbDatSM.
          The second term, BriRdRetry, is an OR of a vedtor showing an AAck of
          a master that has an outstanding Bridge read. / This transaction must be
          to a non-Bridge slave, and only writes to memory are excepted.
          The third term, BriCrossRdRetry, will kill # Bridge's master read of
          the other Bridge if the Bridge master already has a slave read outstanding
          to it, OR if the Bridge slave already has an outstanding read.
          The fourth term, BriWrRetry, will kill a/CPU write to a Bridge
          that has an outstanding slave read. This is so that any snoop push
          writes won't get backed up behind the write to Bridge (which, in turn,
          could be blocked by a read on PCI, etc/..);
          The fifth term, SlvRetry, comes from fm_ARBusSlave, and indicates that
          a slave is AAck'ing a transaction, but its address queue is full.
          This is modal behavior, enabled by EnQFullRetry. If not enabled,
         FM_ARBusSlave will simply hold off AAck until the slave queue is no
         longer empty (the default behavior)
         The sixth term, VidRetry, will retry a Video Bridge write to a destination
         other than a Bridge it's currently writing,
         The seventh and eigth terms, Bri[[01]MultiWrRetry, will kill a write from
         a Bridge if that Bridge already has a write outstanding to the other bridge.
         Multiple writes to the same bridge are CX - just not multiple writes to
         multiple slaves.
         The last term incorporates all of the retry components into DoaRtry.
 assign #'AD BriRdRetry
                               (!aackth
                              (!aackin/ || !aackOut_) &&

!(CpuMenwr && !DisableDBWO) &&

( qsackIn_[5] && |(-MasNum_ & ValidBrilRd))
                                | (qsackIn_[6] && |(-MasNum_ & ValidBri2Rd))
assign #'AD BriCrossRdRetry = //oldT1 && [MasNum [1] && [qSackIn [6]) | ( BridHasslvRd && [MasNum [2] && [qSackIn [5])
                                                                                // 31 -> 32
                                                                               // 32 -> B1
                               BrigHass vRd && | Masnum [1] && !qsackin [6])
                                                                               // B1 -> 32
                               BritHasslvRd && !MasNum [2] && !qSackIn [5])
                                                                               // 32 -> B1
                         );
assign # AD BriWrRetry = !oldTT1 && MasNum [3] | | MasNum [4]) &&
                            ( BrilHasSlvRd sa (qSackIn [5])
                          ( BrizHassivRd ac !gSackIn [6])
                         );
assign # AD VidRetry = [6] && [MasNum [0] && (!aackIn_ | | !aackOut_) &&
                             (/ValidBrilWr[0] && qSackIn_[5])
                         (
                          | ( | ValidBri2Wr[0] && qSackIn_[6] )
```

assign #'AD BriOMultiWrRetry = !oldTT1 && !MasNum_[1] && (!aackIn_ | | laackCut_) && ((validvidw=[1] & gsackIn_[4])

assign * AD BrilMultiWrRetry = !oldTT1 && !MasNum [2] && (/aackIn | !aackCut_) && (/ValidVidWr[2] && qSackIn [4]) | (/ValidBrilWr(2] && qSackIn [5]));

assign * AD DoArtry = ! (oldTT3 && TransFulRetry BriCrossAdRetry BriCrossAdRetry BriCrossAdRetry BriCrossAdRetry BriOMultiWrRetry StyRetry BriOMultiWrRetry BriOMultiWrRetry BriOMultiWrRetry BrilMultiWrRetry Bril

1